

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A multi-processor computer system, comprising:
a plurality of processors coupled together to permit messages to be transmitted from one processor to another processor;
~~—— at least one of said processor coupled to at least one input/output device;~~
and
each processor having at least one timer that expires when a message is not sent from the processor in a predetermined amount of time;
wherein each processor can send a plurality of different message types to other of said processors and each such other processor includes a separate timer associated with each of said message types to expire when a message of the associated message type is not sent in a predetermined amount of time.
2. (Canceled).
3. (Canceled).
4. (Canceled).
5. (Original) The multi-processor computer system of claim 1 further including at least one register associated with each timer to permit the timer to be programmed.
6. (Original) The multi-processor computer system of claim 1 wherein each processor has at least one port connection to another processor and wherein each processor further includes a port timer associated with said inter-processor port connection.

7. (Original) The multi-processor computer system of claim 6 wherein each port timer increments if the associated port is being used to send messages.

8. (Original) The multi-processor computer system of claim 7 wherein each port timer is reset when a message is sent from the port.

9. (Original) The multi-processor computer system of claim 7 wherein each port timer is reset when it receives a signal from a processor that receives a message from the port that indicates that the receiving processor has freed up an entry in an input buffer.

10. (Original) A processor that can be coupled to other processors to form a multi-processor system and can exchange messages with other processors in the system, the processor comprising:

router logic that can be coupled to at least one other processor;

said router logic having at least one timer that expires when a message is not sent from the processor in a predetermined amount of time; and

wherein each processor can send a plurality of different message types to other of said processors and each such other processor includes a separate timer associated with each of said message types to expire when a message of the associated message type is not sent in a predetermined amount of time.

11. (Canceled).

12. (Canceled).

13. (Canceled).

14. (Original) The processor of claim 10 further including at least one register associated with each timer to permit the timer to be programmed.

15. (Original) The processor of claim 10 wherein each processor has at least one port connection to another processor and wherein each processor further includes a port timer associated with said inter-processor port connection.

16. (Original) The processor of claim 15 wherein each port timer increments if the associated port is being used to send messages.

17. (Original) The processor of claim 16 wherein each port timer is reset when a message is sent from the port.

18. (Original) The processor of claim 16 wherein each port timer is reset when it receives a signal from a processor that receives a message from the port that indicates that the receiving processor has freed up an entry in an input buffer.

19. (Original) A method of monitoring a computer system for traffic congestion, comprising:

starting a timer on the occurrence of a first predetermined event;

resetting the timer on the occurrence of a second predetermined event;

and

if the timer is not reset and the timer expires, blocking further messages from being sent by a processor.

20. (Original) The method of claim 19 further including programming the timer.

21. (Original) The method of claim 19 wherein said first predetermined event is a buffer having at least one message in it.

22. (Original) The method of claim 19 wherein said second predetermined event is a message being sent from one processor to another.

23. (Currently Amended) A method of isolating failures in a multi-processor system, comprising:

(a)—programming the system to have at least one partition selected from the group consisting of: hard partition, firm partition, semi-hard partition, and soft partition;

(b)—detecting a failure in the system;

(c)—blocking messages from being sent from one processor to another processor upon detecting said failure; and

(d)—using timers to monitor the system for messages that are not able to be completed due to ~~(e)~~blocked messages.

24. (New) The method of claim 23 further comprising individually programming a plurality of timers, each timer associated with a different message type.